INFORMATION Application Number: 10/768,754 DISCLOSURE Filing Date: January 26, 2004 STATEMENT BY First Named Inventor: Adrian STOICA, et al. Group Art Unit: Unknown Sheet 1 of 2 Examiner Name: Unknown Attorney Docket Number: NPO-20535-2-CU Examiner NON PATENT LITERATURE DOCUMENTS Initials BENNETT, F. III, et al. "Evolution of a 60 decibel Op Amp Using Genetic Programming", First 7 Int'l. Conf. On Evolvable Systems, Springer-Verlag, Japan, 1996, pp. 455-469. FLOCKTON, STUART J., et al., "Intrinsic Circuit Evolution Using Programmable Analogue Arrays," Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware, Springer-Verlag, Switzerland, 1998, pp. 144-153. IBA, HITISHI, et al., "Machine Learning Approach to Gate-Level Evolvable Hardware," Proc. Of 2, the First Int'l. Conf. On Evolvable Systems, Springer-Verlag, Japan, 1996, pp. 327-343. KAJITANI, ISAMU, et al., "A gate-level Ettw Chip: Implementing GA operations and 7 reconfigurable hardware on a single LSI," Proc. Of the Second Int'l. Conf. On Evolvable Sytems: From Biology to Hardware, Springer-Verlag, Berlin, 1998, pp. 1-12. KOZA, JOHN R., et al., "Reuse, Parameterized Reuse, and Hierarchical Reuse of 7 Substructures in Evolving Electrical Circuits Using Genetic Programming," Proc. Of the First Int'l. Conf. On Evolvable Systems, Springer-Verlag, Japan, 1996, pp. 312-326. KOZA, JOHN R., et al., "Automated WYWIWYG Design of Both the Topology and Component ζ Values of Electrical Circuits Using Genetic Programming," Proc. Of the First Annual Genetic Programming Conference, MIT Press, Cambridge MA, 1996, pp. 123-131. KOZA, JOHN R. et al., "Automated Synthesis of Analog Electrical Circuits by Means of Genetic Programming," IEEE Transaction on Evolutionary Computation, Vol. 1, No. 2, 1997, pp. 109-128. LOHN, JASON D., et al., "Automated Analog Circuit Synthesis Using a Linear Representation," 7 Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware, Springer-Verlag, Berlin, 1998, pp. 125-133. MURAKAWA, MASAHIRO, et al., "Analogue EHW Chip for Intermediate Frequency Filters," Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware, Springer-7 Verlag, Berlin, 1998, pp. 143-143. STOICA, ADRIAN, "On Hardware Evolvability and Levels of Granularity," International Conference On Intelligent Systems and Semiotics, NIST, Gaithersburg VA, September 1997, pp. 244-247. THOMPSON, ADRIAN, "Silicon Evolution," Proc. Of the First Annual Genetic Programming 7 Conference, MIT Press, Cambridge MA, 1996, pp. 444-452. THOMPSON, ADRIAN, "On the Automatic Design of Robust Electronics Through Artificial 7 Evolution," Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware,

Examiner's Signature:

4

Date Considered: 6/5/06

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

the First Int'l. Conf. On Evolvable Systems, Springer-Verlag, Japan, 1996, pp. 390-405.

THOMPSON, ADRIAN, "An evolved circuit, intrinsic in silicon, entwined with physics," Proc. Of

Springer-Verlag, Switzerland, 1998, pp. 13-24.

INFORMATION
DISCLOSURE
STATEMENT BY APPLICANT

Sheet 2 of 2

Application Number:

10/768,754

Filing Date: First Named Inventor:

January 26, 2004 Adrian STOICA, et al.

Group Art Unit:

Unknown Unknown

Examiner Name:

Attorney Docket Number: NPO-20535-2-CU

Examiner Initials	NON PATENT LITERATURE DOCUMENTS
7	ZEBULUM, RICHARD S., et al., "Evolvable Systems in Hardware Design: Taxonomy, Survey and Applications," <i>Proc. Of the First Int'l. Conf. On Evolvable Systems</i> , Springer-Verlag, Japan, 1996, pp. 344-358.
3	ZEBULUM, RICHARD S., et al., "Analog Circuits Evolution in Extrinsic and Intrinsic Modes," Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware, Springer-Verlag, Berlin, 1998, pp. 154-165.
Examin	er's Signature: P12 Date Considered: 4/5/14
	Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if no

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

JUN 2 6 7006 U

FORM PTO-144 PATENT AND TRADEMARK OFFICE

Attorney Docket No.: NPO-20535-2-CU Serial No.: To be Assigned

Applicant(s): Adrian STOICA, et al.

Filing Date: Herewith

Group: Unknown

# LIST OF PRIOR ART CITED BY APPLICANT

(Use several sheets if necessary)

U. S. PATENTS

U. S. PATENTS							
Initials	Patent No	Issue Date	Name	Class	Subclass	Filing Date	
	US-5,258,947	11-02-1993	SOURGEN	365	96	12-07-1990	
3	US-5,677,691	10-14-07	HOSTICKA ET AL.	341	155	06-25-1993	
	US-5,705,938	01-06-1998	KEAN	326	39	09-05-1995	
7	US-5,867,397	02-02-1999	KOZA ET AL.	364	489	02-20-1996	
7	US-5,897,628	04-27-1999	KITANO	706	13	09-10-1996	
3	US-5,959,871	09-28-1999	PIERZCHALA ET AL.	364	489	12-22-1994	
3	US-5,970,487	10-19-1999	SHACKLEFORD ET AL.	707	6	08-13-1997	
3	US-6,360,191	03-19-2002	KOZA ET AL.	703	6	01-05-1999	
3	US-6,363,517	03-26-2002	LEVI ET AL.	716	16	06-17-1999	
3	US-6,363,519	03-26-2002	LEVI ET AL.	716	16	06-17-1999	
1	US-6,378,122	04-23-2002	LEVI ET AL.	716	16	06-17-1999	
FOREIGN PATENT DOCUMENTS							

## FOREIGN PATENT DOCUMENTS

			1	VILITIS	
Initials	Document Number	Date	Country	Name	Translation?
					(Yes/No/n/a)
Initials		Other Doguments	/T:-! A .1 >	_	

Other Documents (Title, Author, Date, Pages, Etc., if known)

Augusto, Soares J.A., and Almeida, Beltran C.F., "Analog Fault Diagnosis in Nonlinear DC Circuits with an Evolutionary Algorithm," *IEEE*, July 2000, pp. 609-616.

Layzell, Paul, "A New Research Tool for Intrinsic Hardware Evolution," Second International Conference, *ICES98*, Lausanne, Switzerland, Springer, September 23-25, 1998, pp. 47-56.

Examiner's Signature:

Date Considered:

6/5/04

Initial if reference was considered, whether or not citation with MPEP. Mark through citation if not considered. Include a copy of this citation form with your next correspondence to the Applicant(s).

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE Attorney Docket No.: NPO-20535-2-CU Serial No.: To be Assigned

Applicant(s): Adrian STOICA, et al.

LIST OF PRIOR ART CITED BY APPLICANT (Use several sheets if necessary)

Filing Date: Herewith

Group: Unknown

U. S. PATENTS								
Initials	Patent No	Issue Date	Name	Subclass	Filing Date			
		FOREIG	N PATENT DOCUM	MENTS				
Initials	Document Number Date Country Name					Translation? (Yes/No/n/a)		
Initials		Other Documents	(Title, Author, Date	, Pages, Etc., if kno	own)			
7,	Perkowski, M. Chebotarev, A., and Mishchenko, A., "Evolvable Hardware or Learning Hardware? Induction of State Machines from Temporal Logic Constraints," <i>Proceedings of the First NASA/DoD Workshop</i> , July 19-21, 1999, pp. 129-138.							
3	Stoica, Adrian, "Reconfigurable Transistor Arrays for Evolvable Hardware," NASA Tech Brief, Vol. 25, No. 2, Item # from JPL New Technology Report NPO-20078, July 26, 1996, pp5a.							
3	Stoica, Adrian, "Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvabale Space," <i>IEEE</i> , May 2000, pp. 1-9.							
3	Stoica, Adrian, "Toward Evolvable Hardware Chips: Experiments with a Programmable Transistor Array," IEEE, April, 1999, pp. 1-7.							
7	Stoica, A., Keymeulen, D., Duong, V., and Salazar-Lazaro, C., "Automatic Synthesis and Fault-Tolerant Experiments on an Evolvable Hardware Platform," <i>IEEE</i> , October 2000, pp. 465-471.							
7	Stoica, A., Keymeulen, D., Salazar-Lazaro, C., Li, W., Hayworth, K., and Tawerl, R., "Toward Onboard Synthesis and Adaption of Electric Functions: An Evolvable Hardware Approach," <i>IEEE</i> , Vol. 2, March, 1999, pp. 351-357.							
7	Stoica, A., Keymeulen, D., Tawel, R., Salazar-Lazaro, C., and Li, W., "Evolutionary experiments with a fine-grained reconfigurable architecture for analog and digital CMOS circuits," <i>Evolvable Hardware '99: Proceedings of the First NASA/DoD Workshop on Evolvable Hardware</i> , Pasadena, CA, July 19-21, 1999.							
3	Stoica, A., Salazar-Lazaro, C., and Tawel, R., "Evolvable Electronic Systems," 1998 Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD) Conference, Pasadena, CA, September 15-16, 1998.							

Examiner's Signature:

Date Considered:

Initial if reference was considered, whether or not citation with MPEP. Mark through citation if not considered. Include a copy of this citation form with your next correspondence to the Applicant(s).

FORM PTO-1449


U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

Attorney Docket No.: NPO-20535-2-CU Serial No.: To be Assigned

Applicant(s): Adrian STOICA, et al.

LIST	OF PRIOR ART C	Filing Date:	lerewith	Gro	up: Unknown			
	U. S. PATENTS							
Initials_	Patent No	Issue Date		Name	-	Class	Subclass	Filing Date
	]						•	j.
	<u> </u>							
		FOREIGN	PATE	NT DOCUM	MENTS			
Initials	Document Number	Date	С	ountry		Name		Translation? (Yes/No/n/a)
								(100/110/1104)
								·
Initials		Other Documents	(Title, A	Author, Date	, Pages, E	tc., if know	wn)	
_		eulen, D., Zebulum,						
F	and Duong, V., "I	Evolution of analog of		on Field Pro 00, pp. 1-10		le Transisto	or Arrays,"	<i>IEEE</i> , July,
7	Stoica, A., Klimeck, G., Salazar-Lazaro, C., Keymeulen, D., and Thakoor, A., "Evolutionary Design						nary Design	
7	of Electronic Devices and Circuits," Evolutionary Computation, Proceedings of the 1999 Congress, Washington, D.C., July 6-9, 1999, pp. 1271-1278.							
7	Zebulum, R., Pacheco, M., "Evolvable Hardware: On the Automatic Synthesis of Analog Control							
	Systems," IEEE, March, 2000, pp. 451-463.							
.1	Zebulum, R., Stoica, A., and Keymeulen, D., "A Flexible Model of a CMOS Field Programmable							
	Transistor Array Targeted for Hardware Evolution," 3 <sup>rd</sup> International Conference of Evolvable Systems, ICES2000, Edinburgh, Scotland, April, 2000.							
-								
Examin	er's Signature:	-p12			Date Co	nsidered:	6/5/06	
Initial if re	nitial if reference was considered, whether or not citation with MPEP. Mark through citation if not considered. Include a copy of this citation							

form with your next correspondence to the Applicant(s).



### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,363,519	03-2002	Levi et al.	716/16
*	В	US-6,363,517	03-2002	Levi et al.	716/6
*	С	US-5,970,487	10-1999	Shackleford et al.	707/6
*	D	US-5,677,691	10-1997	Hosticka et al.	341/155
*	E	US-5,021,856	06-1991	Wheaton, Larry B.	257/565
*	F	US-6,360,191	03-2002	Koza et al.	703/6
*	G	US-5,867,397 A	02-1999	Koza et al.	703/14
*	Н	US-6,094,065 A	07-2000	Tavana et al.	326/39
*	i	US-6,526,556 B1	02-2003	Stoica et al.	716/16
*	٦	US-6,378,122 B1	04-2002	Levi et al.	716/16
*	К	US-6,195,593 B1	02-2001	Nguyen, Son Ngoc	700/97
*	L	US-6,728,666 B1	04-2004	Stoica et al.	703/13
	М	US-			

#### **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

#### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	<b>v</b>	
	w	. 91
	×	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.